

FIG 1




FIG 2






FIG 3










FIG 5






FIG 6








FIG 9





FIG 10



. FIG 11




FIG 12




FIG 13




FIG 14







FIG 15



Line 4 to



Condition for high capacitance: Vt<4.5



Condition for low capacitance:

Vt>-1.5

FIG 17





FIG 18






FIG 20